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for (ii=O;ii<Nloops;ii++) {
II Insert reference or test
II alqorithm here
Oscilloscope to measure execution
time at P1_15 output pin
IMicrocontrollerI
}
SETIO_Pl_15; II Turn off LED
microgrid control application, using the multi processor ADI
RTS MVME platform [6]. This paper summarises recent
experiences with this coding process, including the pros and
cons of such an approach.
II. BENCHMARKING
To evaluate the performance of C code auto-generated by
Real- Time- Workshop, a simple benchmarking environment
has been created (Fig. 1), using the TC 1796 microcontroller.
Abstract- When creating software for a new power systems
control or protection device, the use of auto-generated C code
via MATLAB Simulink Real-Time Workshop and Embedded
Coder toolboxes can be a sensible alternative to hand written C
code. This approach offers the benefits of a simulation
environment, platform independence and robust code. This
paper briefly summarises recent experiences with this coding
process including the pros and cons of such an approach.
Extensive benchmarking activities are presented, together with
descriptions of simple (but non-obvious) optimisations made as a
result of the benchmarking. Examples include replacement of
certain Simulink blocks with seemingly more complex blocks
which execute faster. "S functions" are also designed for certain
key algorithms. These must be fully "in-lined" to obtain the best
speed performance. Together, these optimisations can lead to an
increase in execution speed of more than 1.4x in a large piece of
auto-generated C code. An example is presented, which carries
out Fourier analysis of 3 signals at a common (variable)
frequency. The overall speed improvement relative to the
baseline is 2.3x, of which more than 1.4x is due to non-obvious
improvements resulting from benchmarking activities. Such
execution speed improvements allow higher frame rates or
larger algorithms within inverters, drives, protection and
control applications.
Index Terms- Power system measurements, Power system
control, Power system protection, Motor drives, Inverters,
Power electronics
I. INTRODUCTION
When creating software for a new power systems control or
protection device, the use of MATLAB Real Time Workshop
and Embedded Coder toolboxes can be a sensible alternative
to hand written C code [1-3]. First, this approach allows easy
verification and test of the software before deployment on the
target platform, by embedding the Simulink code in a
simulation environment. Additionally, this approach provides
platform independence because the Simulink code can be
ported (normally without modification) to different platforms
simply by use of the appropriate Embedded Coder plug-in.
The use of Simulink also aids the production of robust code
compared to methods such as hand written C code; this is
particularly true for relatively inexperienced C programmers.
The authors have used this development process to aid in
the creation of two significant real time software projects on
two different platforms. The first project is a 10kVA 3 phase
inverter control algorithm using the Infmeon TC 1796
microcontroller [4, 5]. The second project is a 100kVA
Fig. 1. Benchmarking environment usingthe TC1796microcontroller.
Test algorithms, from the simplest code blocks to large
program segments, are executed repeatedly within a
for ...next loop. The frame time is fixed at 1000flS and the
number of iterations is set so that the execution takes most of
this time. The execution time can be measured by setting
logic transitions of a suitable output pin at the beginning and
end of the for ...next loop. Care must be taken to first run a
reference case with an empty (or nearly empty) loop, to
account for the overhead of the for ...next loop and any
associated code required to feed dummy data into the
algorithm under test. This dummy data should not be fixed,
but should change each iteration to cover the representative
range of values expected to be input to each function. A
similar environment has also been created on the RTS
platform, although this is currently only suitable for
measuring larger functions with execution times ofmany us,
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Fig. 2. Benchmarking results(averageexecution time) for 32-bit floating-point operations on the TC1796.Programin flash memory(cachingdisabled).
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Simulink : Conversion to Int32 via CeiIlFloor/Round/Fix (no saturation checking) 11.60
Simulink : Conversion to Int32 via Ceil/Floor/Round/Fix (with saturation checking) 1.30
Hand-coded S function : cas ting to int32 (Ceil/Floor/Round/Fix) (no saturation check) b O.1O
Hand-coded S function: casting to int32 (Ceil/F loor/Round/Fix) (with saturation check) t=J 0.24
Simulink : MOD (uses Floor) 12.33
Hand-coded : MOD (without saturation checks) 10 .32
Hand-coded : MOD (with saturation checks) 10.55
Fig. 3. Benchmarking results(averageexecutiontime) for 32-bit floating-point to int32conversionoperationson the TC1796.Programin flash memory
(cachingdisabled).
It should be mentioned that throughout this work, the
Tasking compiler (used to create executable code from
autogenerated C code) was used with its optimisation set
to "Debug level 2" which attempts to minimise execution
time but without "in-lining" repeated function calls, which
would significantly increase the program memory
requirement. Also, the benchmarks were all executed from
the TC1796 flash memory. For the experiments shown in
Figs 2 and 3, this was used un-cached. For the larger
function measurements, the caching facility was enabled.
This allows the TC1796 to cache sections of the flash
memory within internal RAM, giving a 20-50% speed
improvement.
The Simulink options "block reduction optimisation"
and "inline parameters" were also used at all times, both of
which help to minimise execution times.
A. Floating pointfunctions
Fig. 2 shows measured times for 32-bit floating point
operations on the TC1796. Of particular interest within
power systems are the functions sqrt, sin, cos and atan2.
Unsurprisingly, these functions show relatively long
execution times, although it should be noted that only
1.04J.ls is required for a sin or cos operation. This
compares favourably with the time taken to extract a value
from an interpolated lookup table (0.78J.ls). Thus, the
trigonometric functions should not be explicitly avoided
but should only be evaluated where strictly necessary,
employing storage and re-use of pre-calculated results
wherever possible.
The largest surprise is the time taken by the Simulink
function abs when applied to a floating-point number
(0.53J.ls) on the TC1796. The auto-generated C code
contained a fabs call which appears on a list of
trigonometric functions, linked with the cabs function for
complex numbers. It has been found that the execution
time of this function can be reduced to (on average) 0.06J.ls
by replacing all instances of abs by the simple Simulink
code segment shown in Fig. 4. This represents a 9x speed
improvement!
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/ * I nput s igna l */
/ * Output s i g na l * /
real_T *dbl = %<p u O> i
int_T * i 3 2 = %<pyO>;
*i 32 "" (int)*dbl ;
%<p y O> = (int) %<p u O> ;
)
The second file has a '.tlc' extension and contains a similar
but different line of code:
III. FULLY "IN-LINING" THE "S FUNCTIONS"
Any Simulink "S functions" which are created to
optimise speed must "fully in-lined" to obtain the best
performance. The Simulink documentation explains this
process in some detail. In the case of the native casting
from floating-point to integer, the "S function" requires
two files to be created. One has a '.c' extension and
contains the single-line piece of code:
This allows the same line(s) of core code to be copy-
pasted between the ' .c' and ' .tIc' files. However, this
requires additional memory and adds processing time
(O.IJ.ls or more, dependent upon the function complexity)
to each "S function" call. The same rationale applies to
more complex "S functions" such as the delay buffer
blocks required for exact-time averaging .
cons t r e al_T *dbl = (c on st r eal_T* ) ssGet I npu t Po r tS igna l( S,O) i
int3 2_T * i 3 2 = (int32_T * ) s s Ge t Ou t pu t Po r t Re a l Si g n a l (S , 0) ;
%f unc t ion Out pu t s (bl oc k , system) Ou t pu t
%a s s i g n puO = Li bBlockInputSignal ( O, " " , "" , 0)
%a s s i g n p yO = LibBl ockOutputSignal( O, "" , "" , 0)
(
s t a t i c vo id mdlOutput s (SimStruct *5, i nt_T tid )
(
*i32 = (int)*dbl ;
%f unc t ion Out puts (b loc k , sys t e m) Out pu t
%a s s i g n puO "" Li bBl ockInputSignalAddr ( O, "" , "" , 0)
%as s i g n p y a = Li bBlockOutputSignalAddr (0, "" I "" , 0)
(
function can be executed in 0.32 to 55J.ls (dependent on the
saturation checks required), a speed increase of4x to 7x.
This means that similar but non-identical code sections
must be maintained within the '.c' and ' .tlc' files. It is
possible to partially "in-line" the '.tlc' file by using the
code segment :
IV. EXACT-TIME AVERAGING AND INTEGRATING
To perform a fast-responding Fourier analysis of a
voltage or current waveform at a variable frequency
(normally between 40 and 70Hz), it is necessary to
integrate the Fourier correlations over exactly one cycle
period. This turns out to be a difficult algorithm to
implement when there are relatively few samples per
cycle, and the samples are not necessarily coherent with
the zero-crossings of the signal [7]. The Simulink
SimPowerSystems blockset contains algorithms called
"Discrete Mean Value" and "Discrete Variable Frequency
Mean Value" which carry out this task, although they can
be improved upon in terms of accuracy, robustness and
speed. These improvements are described fully in [8, 9].
Notably, the improvements require an increase in the
1
Int32
s-Functrcn
SF_Cast_d ouble_t ojnt32
Converts a f loat in g point numb e rlo int32
ROUND
Fig. 5. Example of the round function provided for different hardware
types, using a single-line "S function" to carry out native casting.
x
B. Floating-point to integer (int32) conversions
Fig. 3 shows measured times for floating-point to
integer (int32) conversions on the TCI796. The Simulink
functions "Data Type Conversion" combined with the ceil,
round, floor or fIX operators take 1.3J.lS or more to
evaluate. Interestingly, the versions without saturation
checking take longer than those without. This appears to
be due to an even slower wraparound function which is
used when saturation checking is not enabled. A
significant (-5x) speed increase can be obtained by
creating single-line "S functions" in Simulink which carry
out a native C casting from the floating-point to the int32
datatype, and then combining these with small Simulink
functions which provide the ceil, round, floor or fIX
operations. Fig. 5 shows an example of the round function
as optimised. The catch is that native casting is hardware
specific and, to date, this is the only known case found by
the authors which requires the Simulink code to be
modified for different hardware platforms. This can be
accommodated by setting a global variable CastingMethod
to I or 0 for different processors as shown in Fig. 5.
CastingMethod is set to 0 for PCs and other processors
which natively cast towards zero (fIX) whereas the TCI796
natively provides a round operation and CastingMethod
must be set to 1.
Fig. 3 also shows that the mod function as provided by
Simulink is extremely costly in terms of CPU time
(2.33J.ls) This is relevant, since such a function is often
useful for wrapping or unwrapping of phase within or
across the -1t<(J<+n boundaries. The reason for the long
execution time is that the mod function uses the floor
function. Therefore a manual version can be coded to use
the native casting as described above. This manual mod
Compa re
To Zero
Fig. 4. abs(x) algorithm which executes (on average) 9x faster than the
Simulink abs function .
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number of signal buffering blocks from 1 to 3 for each
average/integral required. The time taken for the original
Simulink "Discrete Variable Transport Delay" signal
buffer algorithm was measured at 1.50~s on the TC 1796
(program flash memory caching disabled) or 0.7511S
(caching enabled). A purely Simulink algorithm using the
"tapped delay" block was trialled but this resulted in C
code which was extremely slow to execute for large
buffers. The final optimised "S function" version created
by the authors (see [8] for code details) executed in 0.31I1S
(caching disabled) or 0.23~s (caching enabled). This is
more than 3x faster, so 3 of the improved buffers can still
be executed faster than 1 of the original Simulink buffers.
V. EXAMPLE OF OPTIMISATION: SINGLE-CYCLEFOURIER
ANALYSISOF 3 SIGNALS AT A COMMONFREQUENCY
The following example shows how the code to carry out
Fourier analysis of 3 signals at a common (variable)
frequency has been incrementally optimised, using all the
techniques previously described.
Discrete
Fourie1'3
Fig. 6. Benchmarking of three fixed-frequency Fourieranalysisblocks
fromthe SimPowerSystemsblocksetofSimulink
execute (see Fig 7). Note that this solution does not
account for variable-frequency operation. This is most
simply achieved by modifying the "Discrete Fourier"
blocks to add variable frequency operation. Most
importantly, this means replacing the "Discrete Mean
Value" blocks with "Discrete Variable Frequency Mean
Value" blocks (all from the SimPowerSystems blockset).
The resulting algorithm took 2911S to execute and is the
baseline for subsequent optimisation.
The first step is to improve the robustness and accuracy
of the exact-time averaging/integrating algorithms. This
reduces the time to 26~s, despite that fact that the number
of signal buffers is increased from 6 to 18, and that the "S
functions" were initially only partially "in-lined". Fully
"in-lining" the "S functions" further reduces the execution
time to 24~s. The third step is to split the Fourier
algorithms into a "Part A" and "Part B" sections. In "Part
A", all common calculations which are functions of the
variable frequency input are calculated. This "Part A" data
can be shared with all three "Part B" sub-algorithms,
removing substantial repetitions of calculations. This
reduces the number is sin/cos operation pairs from 3 to 1,
and also optimises the code required to configure the
signal buffers and exact-time averaging blocks . Execution
time is significantly reduced to ISus. These steps are
described in more detail in [8, 9].
The last two steps to take are identified by the
benchmarking exercises. In this case, a single
floating-point to integer conversion via the ceil operator is
replaced by a manually coded version combined with the
one-line "S function" presented earlier. Also, a Simulink
mod function is replaced by a manually coded version.
These final two steps shave another 1 and 2~s
respectively off the execution time.
The starting point is a set of three fixed-frequency
"Discrete Fourier" blocks from the Simulink
SimPowerSystems blockset (Fig 6). These take 20~s to
5 10 15 liS 20 25 30 35
20
29
26
24
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o
Replace a single Simulink MOD function with a -pi to +pi ••••••
check
Share "PART A" data between the three Fourier blocks •••••••
Replace a single Simulink double-to-int32 conversion (ceil) I•••••••
with direct casting S function
Three SPS Fixed-Frequency "Discrete Fourier " (6 SPS ••••••••••
"Disc rete Mean Value" blocks)
First variable-frequency solution (baseline) using 6 SPS 1••••••••••••••
"Discrete Variable Frequency Mean Value" blocks I
lmprovad robustness and accuracy using 6 new "exac t-time •••••••••••••
al.eraging" blocks (# data buffers increases from 6 to 18)
I
Fully "in-lined" S functions •••••••••••
Fig. 7. Incremental reductionof executiontime of the FourieranalysisofJ signals at a common(variable)frequency, from29 to 12J.ls.
Authorized licensed use limited to: STRATHCLYDE UNIVERSITY LIBRARY. Downloaded on April 30,2010 at 14:02:45 UTC from IEEE Xplore.  Restrictions apply. 
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Fnom = 50
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---------------*----+---.JS1gnal (pu)
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Fig. 8. Benchmarking ofthree variable-frequency Fourier analysis blocks in the most optimised form.
An overview of the final algorithm is shown in Fig. 8.
This executes in 12.3lls, 2.3x faster than the baseline case
which takes 28.8Ils. The speed increase breakdown is a
factor of 1.6x for logical code improvements (the
implementation of the "Part A" and "Part B" architecture),
and further factor of lAx for less obvious improvements
such as signal buffering, integer conversions, and the
re-coding ofabs and mod.
VI. CONCLUSIONS
Although Simulink (combined with its Real-Time
Workshop and Embedded Coder extensions) provides a
very robust and convenient method of implementing
algorithms on multiple platforms, the benchmarking
activities and resulting optimisations carried out during
this work have proved invaluable in reducing the
execution time of several key projects.
This paper has presented results obtained on the
Infmeon TC1796 microcontroller, on which speed
increases of up to 2.3x have been made due to incremental
improvements within certain key algorithms. These
improvements allow more complex inverter and
motor-drive applications to be implemented at higher
frame rates.
During the course of this work, the same optimisations
have also been applied to other large microgrid
management projects on the AD! RTS instrument, with
similar proportionate speed improvements.
This work highlights the benefits that some (initially
time-consuming) benchmarking activities can have, and
particularly the insights it can bring into the performance
of both code auto-generation tools and hardware platform
capabilities. Although many of the concepts presented in
this paper are generic to all hardware platforms,
benchmarking on each individual hardware platform
would be recommended for any new applications where
execution speed is a key factor.
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